Deep Neural Networks expose a high degree of parallelism, making them amenable to highly data parallel architectures. However, data-parallel architectures often accept ineciency in individual computations for the sake of overall eciency. We show that on average, activation values of convolutional layers during inference in modern Deep Convolutional Neural Networks (CNNs) contain 92% zero bits. Processing these zero bits entails ineectual computations that could be skipped. We propose Pragmatic (PRA), a massively data-parallel architecture that eliminates most of the ineectual computations on-the-y, improving performance and energy eciency compared to state-of-the-art high-performance accelerators [5] . The idea behind PRA is deceptively simple: use serial-parallel shift-and-add multiplication while skipping the zero bits of the serial input. However, a straightforward implementation based on shift-and-add multiplication yields unacceptable area, power and memory access overheads compared to a conventional bit-parallel design. PRA incorporates a set of design decisions to yield a practical, area and energy ecient design.
INTRODUCTION
Deep neural networks (DNNs) have become the state-of-the-art technique in many classication tasks such as object [9] and speech recognition [14] . Given their breadth of application and high computational demand, DNNs are an attractive target for xed-function accelerators [5, 6, 12] . With power consumption limiting modern high-performance designs, achieving better energy eciency is essential [8] .
DNNs comprise a pipeline of layers that primarily compute inner products of activation and weight vectors. A typical layer performs hundreds of inner products, each accepting thousands of activation and weight pairs. DNN hardware typically uses either 16-bit xedpoint [5] or quantized 8-bit numbers [29] and bit-parallel compute units.
As Section 2 shows, in Deep Convolutional Neural Networks (CNNs) for image classication, no more than 13% of all activation bits are non-zero when represented using a 16-bit xed-point format. Traditional bit-parallel compute units process all input bits regardless of their value. Recent work on CNN accelerators has proposed how to leverage sparsity for performance. Recent accelerators exploit this characteristic by skipping zero, or near zero valued activations or ineectual weights [2, 12, 24] . Stripes exploits the non-essential bits of an activation by using reduced precision and processing activations bit-serially [18] . However, the reduced precision format is determined statically and shared across all concurrent activations, and thus does not exploit the additional zero bits that appear dynamically.
This work presents Pragmatic (PRA), a CNN accelerator whose goal is to exploit all zero bits of the input activation and to process only the essential (non-zero) bits. The idea behind Pragmatic is to process the activations bit-serially, while compensating for the loss in computation bandwidth by exploiting the abundant parallelism of convolutional layers, which represent 92% of the processing time of modern CNNs [5] . However, as Section 3 explains, a straightforward implementation of a zero-bit-skipping processing engine proves impractical as it suers from unacceptable energy, area, and data access overheads. Specically, Section 6.2 shows such an implementation requires 1.94⇥ the area and 3.37⇥ the power of the baseline chip, while only increasing performance by 2.59⇥.
To improve performance and energy eciency over a state-ofthe-art bit-parallel accelerator without a disproportionate increase in area and data access demands, PRA combines the following techniques: 1) on-the-y conversion of activations from a storage representation into an explicit representation of the essential bits only, 2) bit-serial activation/bit-parallel weight processing, 3) judicious SIMD (single instruction multiple data) lane synchronization that i) maintains wide memory accesses, ii) avoids fragmenting and enlarging the on-chip weight and activation memories, and iii) avoids a disproportionate area and complexity overhead, 4) computation re-arrangement to reduce datapath area, and 5) optimized encoding to further reduce the number of 1 bits and to increase performance. Pragmatic combines these techniques and balances their trade-os to produce a design with high performance and energy eciency.
We simulate Pragmatic with modern CNNs for image classication to measure performance and produce a circuit layout with a 65nm technology to estimate power, performance and area. We present multiple design points with dierent synchronization constraints, exibility, and data encoding to trade performance for lower area and power. The most power ecient design with optimized encoding yields 4.31⇥ speedup on average over the DaDN accelerator. Pragmatic's average energy eciency is 1.70⇥ over DaDN and its area overhead is 1.68⇥ .
The rest of the paper is organized as follows: Section 2 motivates Pragmatic in the context of prior work. Section 3 describes Pragmatic's approach with a simplied example. Section 4 provides the necessary background. Section 5 describes Pragmatic in detail. Section 6 presents our methodology and results. Section 7 describes related work and Section 8 concludes.
MOTIVATION
Binary multiplication can be broken down into a summation of single bit multiplications (ANDs). For example, a ⇥w can be calculated as Õ p i=0 a i · (w ⌧ i), where a i is the i-th bit of a. The multiplier computes p terms, each a product of the shifted operand w, and a bit of a, and adds them to produce the nal result. The terms and their sum can be calculated concurrently to reduce latency [28] , or over multiple cycles to reuse hardware and reduce area [30] . In either case, zero bits in a result in ineectual computation.
We will categorize these zero bits as either statically or dynamically ineectual. Statically ineectual bits are those that can be determined to be ineectual a priori. They result from using a data format with more precision than is necessary. In this case, 1's may also be statically ineectual. Hardware typically uses xed bit widths for generality resulting in such ineectual bits. In contrast, dynamically ineectual bits are those that cannot be known in advance. Figure 1 shows an example illustrating these categories of ineectual bits using an 8-bit unsigned xed-point number with 4 fractional and 4 integer bits. Assume that is known ahead of time that the data only needs 5 bits, then there are 3 statically ineectual bits as a prex and sux to the required precision. While 10.101 (2) requires just ve bits, two dynamically generated zero bits appear at positions 0 and -2. In total, ve ineectual bits will be processed generating ve ineectual terms.
The non-zero bits can instead be encoded with their corresponding exponents (1,-1,-3 ). While such a representation may require more bits and thus be undesirable for storage, dynamically generating them and only computing the non-zero terms may benet performance and energy eciency. This work shows that with the multitude of zero bits and data reuse in CNNs, there is signicant potential to improve performance while reusing hardware to save area.
The rest of this section motivates Pragmatic by: 1) measuring the fraction of non-zero bits in the activation stream of modern CNNs, and 2) estimating the performance improvement which may be gained by processing only the non-zero activation bits.
Essential Activation Bit Content
16-bit xed-point is commonly used for DNN hardware implementations [5, 6] . Recent work has shown that fewer bits are necessary for CNNs [17] and how to exploit this reduced precision requirements to save bandwidth [16] and improve performance [18] . Recently, it has also been shown that 8 bits of precision are sucient when linear quantization is used for many CNNs [1, 29] . These techniques exploit statically ineectual bits. Table 1 reports the non-zero bit content of all activations of modern CNNs for two commonly used representations: 16-bit xedpoint and 8-bit quantized activations [29] . Figure 2 shows the distribution of activation values. From these measurements we can infer that the large percentage of zero bits are due to two factors: 1) Activations have a normal distribution of positive values. Most activations are close to zero, relative to the range of the representation, thus their most signicant bits are zero. 2) The rectied linear (ReLU) activation function which is used in most modern CNNs converts negative activations to 0, resulting in many zero activations and no negative activations, except in the inputs to the rst layer. Weights exhibit the rst property, but not the second, and exploiting their bit content is left for future work.
Skipping the computation of zero valued activations is an optimization employed in recently proposed DNN accelerators, both to save power [6, 26] and processing time [2, 12, 24] . These works exploit the presence of dynamic zero bits only for zero valued or near-zero valued activations or weights [24] . Table 1 also shows the percentage of non-zero bits in the non-zero activations only (NZ). Zero bits still make up over 50% of the non-zero activation values in all networks. Therefore, there is still a signicant opportunity to exploit the zero bit content of non-zero values.
In contrast to the techniques discussed, this work targets both statically and dynamically ineectual bits in the activations. When considering all activations, the non-zero bit content is at most 13% and 38% for the xed-point and 8-bit quantized representations respectively.
These results suggest that a signicant number of ineectual terms are processed with conventional xed-length hardware. Stripes [18] , tackles the statically ineectual bits by computing arbitrary length xed-point activations serially for improved performance. Pragmatic's goal is to exploit both static and dynamic zero bits. As the next section will show, Pragmatic has the potential to greatly improve performance even when compared to Stripes.
Pragmatic's Potential
To estimate PRA's potential, this section compares the number of terms that would be processed by various compute engines for the convolutional layers of our target CNNs (see Section 6.1) for the two aforementioned baseline two's complement representations.
The following compute engines are considered: 1) the baseline DaDN with its 16-bit xed-point bit-parallel units [5] , 2) ZN, an ideal engine that can skip all zero valued activations, 3) Cnvlutin (CVN) a practical design that can skip most zero value activations [2] , 4) Stripes (STR) a practical design that uses reduced precisions (see Table 2 ) [19] , 5) PRA-fp16 an ideal engine that processes only the essential activation bits in the native 16-bit xed-point representation, and 6) PRA-red, an ideal engine that processes only the essential activation bits of the reduced precision formats used in STR. Figure 3 reports the number of terms processed, normalized over DaDN , where each multiplication is accounted for using an equivalent number of terms: 16 for DaDN , ZN, and CVN, p for a layer using a precision of p bits for STR, and the number of essential activation bits for PRA-fp16, and for PRA-red. For example, for n = 10.001 (2) , the number of additions counted would be 16 for DaDN and CVN, 5 for STR (as it could use a 5-bit xed-point representation), and 2 for PRA-fp16 and PRA-red.
On average, STR reduces the number of terms to 53% compared to DaDN , while skipping just the zero valued activation could reduce them to 39% if ZN was practical, and to 63% in practice with CVN. PRA-fp16 can ideally reduce the number of additions to just 10% on average, while with software provided precisions per layer, PRAred reduces the number of additions further to 8% on average. The potential savings are robust across all CNNs remaining above 87% with PRA-red.
In summary, this section showed that only 8% of the computation is strictly necessary for the target networks due to the presence of zero bits in the activations. However, even with reduced precision and dynamic zero value skipping many ineectual computations remain. Therefore, a more aggressive approach is needed.
PRAGMATIC: A SIMPLIFIED EXAMPLE
This section illustrates the idea behind Pragmatic via a simplied example. For the purposes of this discussion, it suces to know that a convolutional layer performs inner products where both weights and activations are reused. Section 4.1 describes the relevant computations in more detail.
The bit-parallel unit of Figure 4a multiplies two activations with their respective weights and via an adder reduces the two products. The unit reads all activation and weight bits, (a 0 = 001 (2) , a 1 = 010 (2) ) and (w 0 = 001 (2) , w 1 = 111 (2) ) respectively in a single cycle. As a result, the two sources of ineciency manifest here: Bit 2 of a 0 and a 1 is statically zero, meaning only 2 bits are required. Even in 2 bits, each activation contains a zero bit that is dynamically generated. As a result, four ineectual terms are processed when using standard multipliers.
The hybrid, bit-serial-activation/bit-parallel-weight unit in Figure 4b is representative of STR which tackles statically ineectual bits. STR performs serial-parallel shift-and-add multiplication, with the shifters merged and placed after the adder tree since all serial inputs are synchronized. Each cycle, the unit processes one bit from each activation and hence it takes three cycles to compute the convolution when the activations are represented using 3 bits each, a slowdown of 3x over the bit-parallel engine. To match the throughput of the bit-parallel engine of Figure 4a , STR takes advantage of weight reuse and processes multiple activations groups in parallel. In this example, six activations (a 0 = 001 (2) , a 1 = 010 (2) , a 0 0 = 000 (2) , a 0 1 = 010 (2) , a 00 0 = 010 (2) , a 00 1 = 000 (2) ) are combined with the two weights as shown. Starting from the least signicant position, each cycle one bit per activation is ANDed with the corresponding weight. The six AND results feed into an adder tree and the result is accumulated after being shifted right by one bit. Since the specic activation values could be represented all using 2 bits, STR would need 2 cycles to process all six products, a 3/2⇥ speedup. However, Stripes still processes some ineectual terms. For example, in the rst cycle, 4 of the 6 terms are zero yet they are added via the adder tree, wasting computing resources and energy. Figure 4c shows a simplied PRA engine. Pragmatic uses shift and add multiplication, where one input is the number of bits to shift. Since the shift oset can be dierent for each multiplier, the shifter can not be shared as it was in STR. In this example, activations are no longer represented as vectors of bits but as vectors of osets of the essential bits. For example, activation a 0 = 001 (2) is represented as on 0 = (0), and an activation value of 111 (2) would be represented as (2, 1, 0). There is also a valid signal for each oset (not shown) to force the input to the tree to zero, since a shifter per activation uses the osets to eectively multiply the corresponding weight with the respective power of 2 before passing it to the adder tree. As a result, PRA processes only the non-zero terms avoiding all ineectual computations. For this example, PRA would process six activation and weight pairs in a single cycle, a speedup of 3⇥ over the bit-parallel unit.
Key Challenges
Unfortunately, implementing Pragmatic as described in this section results in unacceptable overheads. Specically: a) As Section 5 will explain, to guarantee that Pragmatic always matches and if possible exceeds the performance of DaDN it needs to process 16 times as many activations bit-serially. As Section 6.2 shows this straightforward implementation requires 1.94x the area and 3.15x the power of the baseline chip, while only increasing performance by 2.59x. This is due to: i) the weight shifters need to accommodate the worst case scenario where one of the activation powers is 0 and another is 15, and ii) consequently, the adder trees need to support 32 bit inputs instead of just 16 bit. b) As activations will have a dierent number of essential bits, each activation will advance at a dierent pace. In the worst, but most likely typical case, each activation will be out-of-sync. This will require 256 concurrent and independent narrow accesses for activations and/or 256⇥ the activation memory bandwidth. Similarly, there will be 256 concurrent and independent accesses for the corresponding weights and a 256⇥ increase in weight memory accesses. Finally, generating these memory references and tracking the progress of each lane will increase overall complexity.
To avoid these overheads Pragmatic incorporates several design decisions that result in a practical design that captures most of the potential for performance improvement while judiciously sacricing some of that potential to maintain area, energy, and memory access overheads favourable.
BACKGROUND
This work presents Pragmatic as a modication of the DaDianNao accelerator. Accordingly, this section provides the necessary background information: Section 4.1 reviews the operation of convolutional layers, and Section 4.2 overviews DaDN and how it processes convolutional layers.
Convolutional Layer Computation
A convolutional layer processes and produces activation arrays, that is 3D arrays of real numbers. The layer applies N n 3D lters in a sliding window fashion using a constant stride S to produce an output 3D array. The input array contains N x ⇥ N ⇥ N i activations. Each of the N n lters, contains K x ⇥ K ⇥ N i weights which are also real numbers. The output activation array dimensions are O x ⇥O ⇥ N n , that is its depth equals the lter count. The layer computes the inner product of a lter and a window, a lter-sized, or K x ⇥K ⇥ N i sub-array of the input activation array. The inner product is then passed through an activation function, such as ReLU, to produce an output activation. If a( , x, i) and o( , x, i) are respectively input and output activations, w n (x, , i) are the weights of lter n and f is the activation function. The output activation at position (x 0 , 0 , n) is given by: [19] ). c) Pragmatic unit with equivalent throughput where only essential information is processed.
The layer applies lters repeatedly over dierent windows positioned along the X and Y dimensions with stride S, and there is one output activation per window and lter. Accordingly, the output activation array dimensions are
Convolutions exhibit data reuse in three dimensions: 1) activations are reused for each lter, 2) weights are reused for each window, and 3) activations are reused due to overlap in the sliding window.
Terminology -Bricks and Pallets:
For clarity, in what follows the term brick refers to a set of 16 elements of a 3D activation or weight array which are contiguous along the i dimension, e.g., n(x, , i)...n(x, , i + 15). Bricks will be denoted by their origin element with a B subscript, e.g., n B (x, , i). The term pallet refers to a set of 16 bricks corresponding to consecutive windows along the x or dimensions with a stride of S, e.g., n B (x, , i)...n B (x, +15⇥S, i) and will be denoted as n P (x, , i). The number of activations per brick, and bricks per pallet are design parameters. Figure 5a shows a DaDN tile. Each DaDN chip comprises 16 tiles and a central 4MB eDRAM Neuron Memory (NM). Internally, each tile has: 1) a weight buer (SB) that provides 256 weights per cycle one per weight lane, 1 2) an input activation buer (NBin) which provides 16 activations per cycle through 16 activation lanes, and 3) an output activation buer (NBout) which accepts 16 partial output activations per cycle. The compute pipeline consists of 16 Inner Product units (IP), where each IP computes an inner product with 16 parallel multipliers and an adder tree to computes the inner product of a brick of weights and a brick of activation each cycle. A brick of input activations is broadcast from NBin to each IP, while each IP processes a dierent brick of weights from dierent lter lanes of SB. In total 256 weights, and 16 activations are consumed each cycle. Each IP accumulates partial sums of brick inner products to compute large inner products over multiple cycles. Once the large inner product is computed, the are passed through an activation function, f , to produce an output activation. The 16 IPs together produce a brick of output activations. Accordingly, each cycle, the whole chip processes 16 activations and 256 ⇥ 16 = 4K weights producing 16 ⇥ 16 = 256 partial sums.
Baseline System: DaDianNao
DaDN 's main design goal is minimizing o-chip bandwidth while maximizing on-chip compute utilization. To avoid fetching weights from o-chip, DaDN uses a 2MB eDRAM SB per tile for a total of 32MB eDRAM. All inter-layer activations are stored in NM which is connected via a broadcast interconnect to the 16 NBin buers. O-chip accesses are needed only for reading the input image, the weights once per layer, and for writing the nal output.
Processing starts by reading from external memory the rst layer's lter weights, and the input image. The weights are distributed over the SBs and the input is stored into NM. Each cycle an input activation brick is broadcast to all units. Each units reads 16 weight bricks from its SB and produces a partial output activation brick which it stores in its NBout. Once computed, the output activations are stored through NBout to NM. Loading the next set of weights from external memory can be overlapped with the processing of the current layer as necessary.
PRAGMATIC
This section presents the Pragmatic architecture. Section 5.1 describes PRA's processing approach while Section 5.2 describes its organization. Section 5.3 describes the additional circuitry needed. Sections 5.4 and 5.5 present two optimizations that respectively improve area and performance. For simplicity, the description assumes specic values for various design parameters so that PRA performance matches that of the DaDN conguration of Section 4.2 in the worst case.
Approach
PRA's goal is to process only the essential bits of the input activations. To do so PRA a) converts, on-the-y, the input activation representation into one that contains only the essential bits, and b) processes one essential bit per activation and a full 16-bit weight per cycle. Since PRA processes activation bits serially, it may take up to 16 cycles to produce a product of an activation and a weight. To always match or exceed the performance of the bit-parallel units of DaDN , PRA processes more activations concurrently exploiting the abundant parallelism of the convolutional layers. The remaining of this section describes in turn: 1) an appropriate activation representation, 2) the way PRA calculates terms, 3) how multiple terms are processed concurrently to maintain performance on par with DaDN in the worst case, and 4) how PRA's units are supplied with the necessary activations from NM.
5.1.1 Input activation Representation. PRA starts with an input activation representation where it is straightforward to identify the next essential bit each cycle. One such representation is an explicit list of onesets, that is of the constituent powers of two. For example, an activation a = 5.5 (10) = 0101.1 (2) would be represented as a = (2, 0, 1). In the implementation described herein, activations are stored in 16-bit xed-point in NM, and converted on-the-y in the PRA representation as they are broadcast to the tiles. A single oneset is processed per activation per cycle. Each oneset is represented as (pow, eon) where pow is a 4-bit value and eon a single bit which if set indicates the end of an activation. For example, a = 101 (2) is represented as a PRA = ((0010, 0)(0000, 1)). In the worst case, all bits of an input activation would be 1 and hence its PRA representation would contain 16 onesets.
Calculating a Term.
PRA calculates the product of weight w and activation a as:
That is, each cycle, the weight w multiplied by f , the next constituent power two of a, and the result is accumulated. This multiplication can be implemented as a shift and an AND.
Boosting Compute Bandwidth over DaDN.
To match DaDN 's performance PRA needs to process the same number of eectual terms per cycle. Each DaDN tile calculates 256 activation and weight products per cycle, or 256 ⇥ 16 = 4K terms. While most of these terms will be in practice ineectual, to guarantee that PRA always performs as well as DaDN it should process 4K terms per cycle. For the time being let us assume that all activations contain the same number of essential bits, so that when processing multiple activations in parallel, all units complete at the same time and thus can proceed with the next set of activations in sync. The next section will relax this constraint.
Since PRA processes activations bits serially, it produces one term per activation bit and weight pair and thus needs to process 4K such pairs concurrently. The choice of which 4K activation bits and weight pairs to process concurrently can adversely aect complexity and performance. For example, it could force an increase in SB capacity and width, or an increase in NM width, or be ineective due to unit underutilization given the commonly used layer sizes.
Fortunately, it is possible to avoid increasing the capacity and the width of the SB and of the NM while keeping the units utilized as in DaDN . Specically, a PRA tile can read 16 weight bricks and the equivalent of 256 activation bits as DaDN 's tiles do (DaDN processes 16 16-bit activations or 256 activation bits per cycle): As in DaDN , each PRA tile processes 16 weight bricks concurrently, one per lter. However, dierently than DaDN where the 16 weight bricks are combined with just one activation brick which is processed bitparallel, PRA combines each weight brick with 16 activation bricks, one from each of 16 windows, which are processed bit-serially. The same 16 activation bricks are combined with all weight bricks. These activation bricks form a pallet enabling the same weight brick to be combined with all. For example, in a single cycle a PRA tile processing lters 0 through 15 could combine w 0 B (x, , 0), ...,w 15 B (x, , 0) with a PRA B (x, , 0), a PRA B (x + 2, , 0), ...a PRA B (x + 31, , 0) assuming a layer with a stride of 2. In this case, w 4 (x, , 2) would be paired with a PRA (x, , 2), a PRA (x + 2, , 2), ..., a PRA (x + 31, , 2) to produce the output activations on(x, , 4) through on(x + 15, , 4).
As the example illustrates, this approach allows each weight to be combined with one activation per window whereas in DaDN each weight is combined with one activation only. In total, 256 essential activation bits are processed per cycle and given that there are 256 
Supplying the Input Activation and Weight
Bricks. Thus far it was assumed that all input activations have the same number of essential bits. Under this assumption, all activation lanes complete processing their terms at the same time, allowing PRA to move on to the next activation pallet and the next set of weight bricks in one step. This allows PRA to reuse STR's approach for fetching the next pallet from the single-ported NM [19] . Briey, with unit stride the 256 activations would be typically all stored in the same NM row or at most over two adjacent NM rows and thus can be fetched in at most two cycles. When the stride is more than one, the activations will be spread over multiple rows and thus multiple cycles will be needed to fetch them all. Fortunately, fetching the next pallet can be overlapped with processing the current one. Accordingly, if it takes N M C to access the next pallet from NM, while the current pallet requires P C cycles to process, the next pallet will begin processing after max(N M C , P C ) cycles. When N M C > P C performance is lost waiting for NM.
In practice, it is improbable that all activations will have the same number of essential bits. In general, each activation lane if left unrestricted will advance at a dierent rate. In the worst case, each activation lane may end up needing activations from a dierent activation brick, thus breaking PRA's ability to reuse the same weight brick. This is undesirable if not impractical as it would require partitioning and replicating the SB so that 4K unrelated weights could be read per cycle, and it would also increase NM complexity and bandwidth.
Fortunately, these complexities can be avoided with pallet-level activation lane synchronization where all activation lanes "wait" (an activation lane that has detected the end of its activation forces zero terms while waiting) for the one with the most essential bits to nish before proceeding with the next pallet. Under this approach, it does not matter which bits are essential per activation, only how many exist. Since, it is unlikely that most pallets will contain an activation with 16 essential terms, PRA will improve performance over DaDN . Section 6.2 will show that in practice, this approach improves performance over DaDN and STR. Section 5.5 will discuss ner-grain synchronization schemes that lead to even better performance. Before doing so, however, the intervening sections detail PRA's design.
Tile Organization and Operation
Figure 5b shows the Pragmatic tile architecture which comprises an array of 16 ⇥ 16 = 256 pragmatic inner product units (PIPs). PIP(i,j) processes an activation oneset from the i-th window and its corresponding weight from the j-th lter. Specically, all the PIPs along the i-th row receive the same weight brick belonging to the i-th lter and all PIPs along the j-th column receive an oneset from each activation from one activation brick belonging to the j-th window.
The necessary activation onesets are read from NBin where they have been placed by the Dispatcher and the Oneset generators units as Section 5.3 explains. Every cycle NBin sends 256 onesets 16 per window lane. All the PIPs in a column receive the same 16 onesets, corresponding to the activations of a single window. When the tile starts to process a new activation pallet, 256 weights are read from SB through its 256 weight lanes as in DaDN and are stored in the weight registers (SR) of each PIP. The weight and onesets are then processed by the PIPs as the next section describes. Figure 6 shows the PIP internals. Every cycle, 16 weights are combined with their corresponding onesets. Each onesets controls a shifter eectively multiplying the weight with a power of two. The shifted weights are reduced via the adder tree. An AND gate per weight supports the injection of null terms when necessary. In the most straightforward design, the onesets use 4-bits, each shifter accepts a 16-bit weight and can shift it by up to 15 bit positions producing a 31-bit output. Finally, the adder tree accepts 31-bit inputs. Section 5.4 presents an enhanced design that requires narrower components improving area and energy.
Pragmatic Inner-Product Unit.

Dispatcher and Oneset Generators
The Dispatcher reads 16 activation bricks from NM, as expected by the PRA tiles. The oneset generator converts their activations on-the-y to the oneset representation, and broadcasts one oneset per activation per cycle for a total of 256 onesets to all tiles. Fetching and assembling the 16 activation bricks from NM is akin to fetching words with a stride of S from a cache structure. As Section 5.1.4 discussed this can take multiple cycles depending on the stride and alignment of the initial activation brick. PRA uses the same dispatcher design as STR [19] .
Once the 16 activation bricks have been collected, 256 oneset generators operate in parallel to locate and communicate the next oneset per activation. A straightforward 16-bit leading one detector is sucient. The latency of the oneset generators and the dispatcher can be readily hidden as they can be pipelined as desired overlapping them with processing in the PRA tiles.
Local Oneset Generation.
Oneset generation converts a single bit to 5 bits: a 4 bit oset and a bit to indicate the last oset. Doing this at the dispatcher requires a 5⇥ increase in broadcast bandwidth and NBin capacity to match the worst case activation capacity. Instead, this work opts for a conguration which generates onesets at each tile, between NBin and the PIP array, to maintain the baseline NBin capacity. Broadcast bandwidth is still increased to support the higher compute throughput. This is mitigated by transmitting activations serially in reduced precision, as in Stripes [18] .
2-Stage Shifting
Any shift can be performed in two stages as two smaller shifts:
. Thus, to shift and add T weights by dierent osets K 0 , ..., K T , we can decompose the osets into sums with a common term C, e.g., K i = K 0 i + C. Accordingly, PIP processing can be rearranged using a two stage processing where the rst stage uses the weight specic osets K 0 i , and the second stage, the common across all weights oset C:
This arrangement can be used to reduce the width of the weight shifters and of the adder tree by sharing one common shifter after the adder tree as Figure 7a shows. A design parameter, L, denes the number of bits controlling the weight shifters. Meaning the design can process onesets which dier by less than 2 L in a single cycle. This reduces the size of the weight shifters and reduces the size of the adder tree to support terms of 16 + 2 L 1 bits only. As Section 6.2 shows, this design reduces the area of the shifters and the adder trees which are the largest components of the PIP. Figure 7b shows an example illustrating how this PIP can handle any combination of onesets. Section 6.2 studies the impact of L on cost and performance.
Per-Column Activation Lane Synchronization
The pallet activation lane synchronization scheme of Section 5.1.4 is one of many possible synchronization schemes. Finer-grain activation lane synchronization schemes are possible leading to higher performance albeit at a cost. This section presents per column activation lane synchronization, an appealing scheme that, as Section 6.3 shows, enhances performance at little additional cost.
Here each PIP column operates independently but all the PIPs along the same column wait for the activation with the most essential bits before proceeding to the next activation brick. Since the PIPs along the same column operate in sync, they all process one set of 16 weight bricks which can be read using the existing SB interface. However, given that dierent PIP columns operate now out-of-sync, the same weight bricks would need to be read multiple times, leading to the following challenges: 1) dierent PIP columns may need to perform two independent SB reads while there are only one SB port and one common bus connecting the PIP array to the SB, and 2) there will be repeat accesses to SB that will increase SB energy, while the SB is already a major contributor of energy consumption.
Pragmatic address these challenges as follows: 1) only one SB access can proceed per cycle thus a PIP column may need to wait when collisions occur. This way, PRA does not need an extra SB read port nor an extra set of 4K wires from the SB to the PIP array. 2) A set of SRAM registers, or weight set registers (WSRs) are introduced in front of the SB each holding a recently read set of 16 weight bricks. Since all PIP columns will eventually need the same set of weight bricks, temporarily buering them avoids fetching them repeatedly from the SB reducing energy costs. Once a weight set has been read into an WSR, it stays there until all PIP columns have copied it (a 4-bit down counter is sucient for tracking how many PIP columns have yet to read the weight set). This policy guarantees that the SB is accessed the same number of times as in DaDN . However, stalls may happen as a PIP column has to be able to store a new set of weights into an WSR when it reads it from the SB. Figure 8 shows an example. Section 6.3 evaluates this design.
Since each activation lane advances independently, in the worst case, the dispatcher may need to fetch 16 independent activation bricks each from a dierent pallet. The Dispatcher can buer those pallets to avoid repeated NM accesses, which would, at worst, require a 256 pallet buer. However, given that the number WSRs restricts how far apart the PIP columns can be, and since Section 6.3 shows that only one WSR is sucient, a two pallet buer in the dispatcher is all that is needed.
Improved Oneset Encoding
Since PIPs in Pragmatic can negate any input term, it is possible to enhance the oneset generator to generate fewer onesets for activation values containing runs of ones by allowing signed onesets [4] .
This improved generator reduces runs of adjacent onesets a...b into pairs of the form a + 1, b. Single onesets or gaps inside runs are represented by a positive or negative oneset, respectively. For example an activation value of 11011 that would normally be encoded with onesets (4, 3, 1, 0) can instead be represented with (5, 3, +2, 0) or even more economically with (5, 2, 0). This is equivalent to a Radix-4 Booth encoding and will never emit more than ⌅ x 2 + 1 ⇧ onesets, where x is the activation precision. This encoding will never produce more onesets compared to the baseline encoding. However, this encoding may increase the number of cycles needed when the oneset distribution among the bit groups being processed together due to the 2-stage shifting technique.
Reduced Precision Proling
PRA enables an additional dimension upon which hardware and software can attempt to further boost performance and energy eciency, that of controlling the essential activation value content. This work investigates a software guided approach where the Per Layer Network activation Precision in Bits AlexNet 9-8-5-5-7 NiN 8-8-8-9-7-8-8-9-9-8-8-8 GoogLeNet 10-8-10-9-8-10-9-8-9-10-7 VGG_M 7-7-7-8-7 VGG_S 7-8-9-7-9 VGG_19
12-12-12-11-12-10-11-11-13-12-13-13-13-13-13-13 Table 2 : Per layer activation precision proles.
precision requirements of each layer are used to zero out the statically ineectual bits at the output of each layer. Using the proling method of Judd et al., [17] , software communicates the precisions needed by each layer as meta-data. The hardware trims the output activations before writing them to NM using AND gates and precision derived bit masks.
EVALUATION
The performance, area, and energy eciency of Pragmatic is compared against DaDN [5] and Stripes [19] . DaDN is a bit-parallel accelerator that processes all activation regardless of their values and the de facto standard for reporting the relative performance of DNN accelerators. STR improves upon DaDN by exploiting the per layer precision requirements of DNNs. The rest of this section is organized as follows: Section 6.1 presents the the experimental methodology. Sections 6.2 and 6.3 explore the PRA design space considering respectively single-and 2-stage shifting congurations, and column synchronization. Section 6.4 evaluates the benet of improved oset encoding. Section 6.5 reports energy eciency for the best conguration. Finally, Section 6.7 reports performance for designs using an 8-bit quantized representation.
Methodology
All systems were modelled using the same methodology for consistency. A custom cycle-level simulator models execution time.
Computation was scheduled such that all designs see the same reuse of weights and thus the same SB read energy. To estimate power and area, all tile pipeline designs were synthesized with the Synopsys Design Compiler [27] for a TSMC 65nm library and laid out with Cadence Encounter. Circuit activity was captured with Mentor Graphics ModelSim and fed into Encounter for power estimation. The NBin and NBout SRAM buers were modelled using CACTI [22] . The eDRAM area and energy were modelled with Destiny [25] . To compare against STR, the per layer numerical representation requirements reported in Table 2 were found using the methodology of Judd et al. [19] . All performance measurements are for the convolutional layers only which account for more than 92% of the computation in the networks we consider. and power. In this section, All PRA systems use pallet synchronization. Figure 9 shows the performance of STR (leftmost bars) and of PRA variants relative to DaDN . The PRA systems are labelled with the number of bits used to operate the rst-stage, weight shifters, e.g., the weight shifters of "2-bit" , or PRA 2b , are able to shift to four bit positions (0-3). "4-bit" or PRA 4b , is the single-stage Pragmatic, or PRA sin le of Sections 5.1 and 5.2 whose weight shifters can shift to 16 bit positions (0-15). It has no second stage shifter.
Single-and 2-Stage Shifting
Performance:
PRA sin le improves performance by 2.59⇥ on average over DaDN compared to the 1.85⇥ average improvement with STR. Performance improvements over DaDN vary from 2.11⇥ for VGG19 to 2.97⇥ for VGGM. The 2-stage PRA variants oer slightly lower performance than PRA sin le , however, performance with PRA 2b and PRA 3b is always within 0.01% of PRA sin le . Even PRA 0b which does not include any weight shifters outperforms STR by 16% on average. Given a set of onesets, PRA 0b will accommodate the minimum non-zero oneset per cycle via its second level shifter. Table 3 shows area and power for DaDN and Pragmatic. Two measurements are reported: 1) for the unit excluding the SB, NBin and NBout memory blocks, and 2) for the whole chip comprising 16 units and all memory blocks. Since SB and NM dominate chip area, the compute area overheads are relatively small. PRA 2b is the most ecient conguration with an average speedup of 2.59⇥ for an area and power cost of 1.68⇥ and 2.50⇥, respectively, over DaDN . Accordingly, the rest of this evaluation restricts attention to this conguration.
Area and Power:
The oset generators for one tile in this conguration requires 181,950 um 2 , 35.8 mW and adds two stages to the compute pipeline. The average wire density across all metal layers is 11.1% for DaDN and 26.6% for PRA. Comparing post synthesis and post layout power reports, wiring increases power by 17.0% in DaDN and 22.5% in PRA. boosts performance to 3.06⇥ on average, close to the 3.45⇥ that is ideally possible with PRA 1R 2b . Table 4 reports the area per unit, and the area and power per chip. PRA 1R 2b oers most of the performance benet with little additional hardware. This conguration increases chip area to only 1.68⇥ and power to only 2.54⇥ over DaDN . Table 5 shows the area and power breakdown of this conguration. Since we do not layout a full chip design we estimated the interconnect cost separately. We assume the interconnect will be routed over the existing logic and does not increase chip area. An interconnect width of 4 bits per activation was chosen to balance performance and power. This conguration yields performance within 1.2% of the ideal (innite bandwidth), while consuming 6% of the chip power. Figure 11 reports performance for PRA when using the improved oset encoding (IOE) described in Section 5.6. The considered congurations include PRA 0b , PRA 1b and PRA 2b (with pallet synchronization), and PRA 1R 2b . PRA 0b degrades performance by 7%, but the other congurations show improvements of 26%, 48%, and 41% respectively. A cause of degradation for PRA 0b is the increased spread of oneset values (for example, the pair of activations 011101, 010101 takes 4 cycles with conventional encoding and 5 with enhanced encoding even though the total count of onesets is reduced from 7 to 6). On average and with the best conguration, this encoding improves speedup to 4.31x over DaDN . Figure 12 shows the energy eciency of various Pragmatic congurations. Energy Eciency, or simply eciency for a system relative to is dened as the ratio E /E of the energy required by to compute all of the convolution layers over that of . The power overhead of PRA sin le (PRA 4b ) is more than Table 6 reports performance of PRA 1R 2b over an equivalent DaDN for various Tiles-Filters/Tile-Terms/Filter congurations. The conguration studied thus far was 16-16-16 . Reducing the number of tiles does not change the relative performance improvement with PRA. Decreasing the number of terms per lter, however, greatly impacts relative performance. At the extreme, where only one term per lter is processed, PRA is almost 8⇥ faster than DaDN . This result demonstrates that most of the performance potential loss is due to imbalance across activation lanes. Table 7 reports performance for DaDN , STR, and PRA congurations using the 8-bit quantized representation used in Tensorow [11, 29] . This quantization uses 8 bits to specify arbitrary minimum and maximum limits per layer for the activations and the weights separately, and maps the 256 available 8-bit values linearly into the resulting interval. with IOE. In these designs, both activations and weights are 8 bits. For STR and PRA, we reduce the number of SIP/PIP columns to 8 to match DaDN 's throughput in the worst case. STR yields no speedup since we did not prole reducing the precision on top of the 8-bit quantization. As a result it is less energy ecient than DaDN . PRA's speedup is 2.25x with an area overhead of 1.31x and a power overhead of 1.71x, making it 1.31x more energy ecient on average.
Per-Column Synchronization
Area and Power:
Improved Oneset Encoding
Energy Eciency
Sensitivity to Tile Conguration
8-bit Quantization
RELATED WORK
The acceleration of Deep Learning is an active area of research and has yielded numerous proposals for hardware acceleration. Due to limited space this section comments only on works that exploit the various levels of informational ineciency in DNNs.
At the value level it has been observed that many activations and weights are ineectual. Han et al.,retrain fully-connected layers to eliminate ineectual weights and eliminate computations with zero valued activations and ineectual weights [12, 13] . Albericio et al., exploit zero and near zero activations to improve performance for a DaDN -like accelerator [2] . SCNN eliminates both ineectual weights and activations [24] . Ineectual activations and weights have also been exploited to reduce power [6, 26] The occurrence of ineectual activations appears to be an intrinsic property of CNNs as their neurons are designed to detect the presence of relevant features in their input [2] . This is amplied by the popularity of the ReLU activation function [23] .
informational ineciency manifests also in excess of precision. Stripes exploits the varying per layer precision requirements of CNNs [18] whereas Quantization uses a uniform reduced precision [29] . Proling has been used to determine appropriate hardwired precisions [20] . At the extreme end of the spectrum are binarized [7] , and ternary networks, e.g., [3] . By redesigning the network or by using binary or ternary weights they indirectly exploit weight precision requirements. Where such networks are possible, they are preferable due to their reduced area, power, and complexity. However, accuracy with these tends to suer and they often require redesigning the network.
Other works show that it is possible to achieve the same accuracy for a given task with networks that are orders of magnitude smaller than the originally proposed for such task [15] suggesting that networks are often over-provisioned.
This work exposes informational ineciency at the bit level, which subsumes both ineectual activation values and excess of precision. Section 2 shows that signicant potential exists for exploiting the informational ineciency at the bit-level even if zero activations are eliminated or even with 8-bit quantization. Exploiting weight sparsity with Pragmatic would require decoupling the synapse lanes vertically. The synapse lanes across the same row can remain in sync as they all use the same weight. However, the complexity and overhead of such a design needs to be evaluated and is left for future work.
In all, the aforementioned body of work suggests that existing networks exhibit informational ineciency at various levels and for various reasons. Whether these ineciencies are best exploited statically, dynamically, or both is an open question. Furthermore, which forms of ineciency will persist as networks evolve remains to be seen. Ideally, network designers would like to be able to identify which parts of a network perform which classication subtask. This would favour over-provisioning suggesting that informational ineciency is desirable. The experience so far has been that designing networks is a dicult task and thus adding another level of complexity to exploit ineciency by static means may be undesirable favouring dynamic solutions such as Pragmatic that work with out-of-the-box networks.
CONCLUSION
To the best of our knowledge Pragmatic is the rst CNN accelerator that exploits not only the per layer precision requirements of CNNs but also the essential bit information content of the activation values. Future work may combine Pragmatic with sparse network accelerators, investigate alternate activation encoding that reduce bit density, or target improved synchronizations mechanisms.
